Compuerta negadora datasheet pdf

Revised october 2003 post office box 655303 dallas, texas 75265 3 schematic 00 gnd y. Semiconductor components industries, llc, 1999 december, 1999 rev. All inputs are equipped with protection circuits against static discharge and transient excess voltage. Compuertas logicas and y or con diodos y compuerta not con. Revised january 2004 4 post office box 655303 dallas, texas 75265 schematics each gate input a vcc output y gnd. Dm74ls04 hex inverting gates physical dimensions inches millimeters unless otherwise noted continued 14lead plastic dualinline package pdip, jedec ms001, 0. Revised october 2003 6 post office box 655303 dallas, texas 75265 recommended operating conditions see note 5 sn54s00 sn74s00 unit min nom max min nom max vcc supply voltage 4. Compuerta xor puerta logica logica matematica prueba. Compuerta logica 74ls02 sn74ls02n hd74ls02p dip14 7402 nor. Compuertas logicas con transistores sincronizacion y. On all other products, production processing does not necessarily include testing of all parameters. The sn54hc00 and sn74hc00 devices contain four independent, 2input nand gates.

1009 547 1207 707 132 982 438 1552 92 222 327 1177 808 381 332 154 946 550 50 69 837 458 62 466 326 968 1005 619 193 338 905 798 1032 1021 694 818 866 1148 452 350 743 1310